


# DATA SHEET



BITSTREAM CONVERSION

## **UDA1309H**

Low-power stereo bitstream  
ADC/DAC

Preliminary specification  
File under Integrated Circuits, IC01


1996 Jul 18

## Low-power stereo bitstream ADC/DAC

## UDA1309H

### FEATURES

- Low power
- Integrated high-pass filter to cancel DC offset (ADC)
- Analog loop-through function
- Multiple digital input/output formats possible
- $256f_s$  system clock frequency
- Several power-down modes
- Digital de-emphasis (DAC)
- Overload detector to enable automatic recording level adjustment (ADC)
- High dynamic range
- DAC requires only one capacitor for post-filtering
- Small 44-pin quad flat pack with 0.8 mm pitch
- $256f_s$  system clock frequency in Analog-to-Digital (AD) and Digital-to-Analog (DA) mode
- Choice of three system clock frequencies ( $192f_s$ ,  $256f_s$  or  $384f_s$ ) in DA mode.



### APPLICATION

- Portable digital audio equipment.

### GENERAL DESCRIPTION

The UDA1309H is a single chip stereo analog-to-digital and digital-to-analog converter employing bitstream conversion techniques. The device is eminently suitable for use in low-power portable digital audio equipment which incorporates recording and playback functions.

### ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
UDA1309H	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 × 10 × 1.75 mm	SOT307-2

## Low-power stereo bitstream ADC/DAC

## UDA1309H

**QUICK REFERENCE DATA**

$V_{DDD} = V_{DDA} = V_{DDO} = V_{DDD(F)} = 5\text{ V}$ ;  $V_{SSD} = V_{SSA} = V_{SSO} = V_{SSD(F)} = 0\text{ V}$ ;  $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ ; full scale sine wave input; mode 1;  $f_i = 1\text{ kHz}$ ; 16-bit input data; conversion rate = 44.1 kHz; measurement bandwidth = 10 Hz to 20 kHz; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Supply</b>						
$V_{DDA(AD)}$	ADC analog supply voltage (pin 8)		4.5	5.0	5.5	V
$V_{DDA(DA)}$	DAC analog supply voltage (pin 25)		4.5	5.0	5.5	V
$V_{DDO}$	operational amplifiers supply voltage (pin 19)		4.5	5.0	5.5	V
$V_{DDD}$	ADC and DAC digital supply voltage (pin 28)		4.5	5.0	5.5	V
$V_{DDD(F)}$	digital filters supply voltage (pin 34)		4.5	5.0	5.5	V
$I_{DDA(AD)}$	ADC analog supply current (pin 8)		–	9	13.5	mA
$I_{DDA(DA)}$	DAC analog supply current (pin 25)		–	4.5	6.8	mA
$I_{DDO}$	operational amplifiers supply current (pin 19)		–	14	21	mA
$I_{DDD}$	ADC and DAC digital supply current (pin 28)		–	0.2	0.5	mA
$I_{DDD(F)}$	digital filters supply current (pin 34)		–	24	36	mA
$T_{\text{amb}}$	operating ambient temperature		–20	–	+75	$^{\circ}\text{C}$
<b>Analog-to-digital converter</b>						
$V_{I(\text{rms})}$	input voltage (RMS value)	note 1	0.9	1.0	1.1	V
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB	–	–85	tbf	dB
		at –60 dB; A-weighted	–	–35	–30	dB
S/N	idle channel signal-to-noise ratio	$V_I = 0\text{ V}$ ; A-weighted	tbf	95	–	dB
$\alpha_{\text{cs}}$	channel separation		–	90	–	dB
<b>Digital-to-analog converter</b>						
$V_{O(\text{rms})}$	output voltage (RMS value)	note 2	0.9	1.0	1.1	V
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB	–	–90	–82	dB
		at –60 dB; A-weighted	–	–38	–34	dB
		at –60 dB; A-weighted; note 3	–	–44	–	dB
S/N	idle channel signal-to-noise ratio	code 0000H; A-weighted	–	104	–	dB
$\alpha_{\text{cs}}$	channel separation		90	100	–	dB


**Notes**

- $V_I$  for full scale digital output is a function of  $V_{DDA(AD)}$  [1.0 V (RMS) at  $V_{DDA(AD)} = 5.0\text{ V}$  is equivalent to –1.0 dB in the digital domain].
- At full scale digital input; no de-emphasis;  $V_{O(\text{rms})}$  is a function of  $V_{DDA(DA)}$ .
- 18-bit input data.

# Low-power stereo bitstream ADC/DAC

# UDA1309H

## BLOCK DIAGRAM



Supply decoupling on pins 19, 25, 28 and 34; 0.22 μF (ceramic), 47 μF (electrolytic).  
 Capacitance at pin 11 should be close to pins 11 and 9.

Fig.1 Block diagram.

## Low-power stereo bitstream ADC/DAC

UDA1309H

## PINNING

SYMBOL	PIN	DESCRIPTION
ADBACK	1	ADC input bit clock; $32f_s$ or $64f_s$
ADWS	2	ADC word select input at $f_s$
MODE0	3	ADC/DAC mode select input
ADENB	4	ADC serial data enable input (active HIGH)
$\overline{\text{OVLOAD}}$	5	ADC output overload flag (active LOW)
ADPON	6	ADC power-on-mode input (active HIGH)
$V_{\text{SSA(AD)}}$	7	ADC analog ground supply voltage
$V_{\text{DDA(AD)}}$	8	ADC analog supply voltage
$V_{\text{ref(neg)}}$	9	ADC negative reference voltage input (ground)
$V_{\text{ref}}$	10	ADC decoupling capacitor
$V_{\text{ref(pos)}}$	11	ADC positive reference voltage decoupling capacitor
BAOL	12	ADC input amplifier output left
BAIL	13	ADC input amplifier virtual ground left
BAIR	14	ADC input amplifier virtual ground right
BAOR	15	ADC input amplifier output right
$\text{AD}_{\text{ref}}$	16	ADC decoupling capacitor
$I_{\text{ref}}$	17	ADC/DAC reference current resistor input
$\text{DA}_{\text{ref}}$	18	DAC decoupling capacitor
$V_{\text{DDO}}$	19	ADC/DAC operational amplifier supply voltage
$V_{\text{SSO}}$	20	ADC/DAC operational amplifier ground supply voltage
$V_{\text{OL}}$	21	DAC output voltage left
DACL	22	DAC output current left
DACR	23	DAC output current right
$V_{\text{OR}}$	24	DAC output voltage right
$V_{\text{DDA(DA)}}$	25	DAC analog supply voltage
$V_{\text{SSA(DA)}}$	26	DAC analog ground supply voltage
$V_{\text{SSD}}$	27	ADC/DAC digital ground supply voltage
$V_{\text{DDD}}$	28	ADC/DAC digital supply voltage
DAPON	29	DAC power-on-mode input (active HIGH)
DADEM	30	DAC digital de-emphasis input (active HIGH)
DABCK	31	DAC input bit clock; $32f_s$ , $48f_s$ or $64f_s$
DAWS	32	DAC word select input at $f_s$
$V_{\text{SSD(F)}}$	33	ADC/DAC digital filters ground supply voltage
$V_{\text{DDD(F)}}$	34	ADC/DAC digital filters supply voltage
DASDA	35	DAC serial data input
ANLPTR	36	ADC/DAC analog loop-through input (active HIGH)
TEST0	37	ADC/DAC enable test mode 0 input (LOW is normal mode)
TEST1	38	ADC/DAC enable test mode 1 input (LOW is normal mode)
$V_{\text{SS(I/O)}}$	39	ADC/DAC digital input/output ground supply voltage
SYSCLK	40	ADC/DAC system clock input ( $f_{\text{sys}} = 256f_s$ ; DAC also $192f_s$ and $384f_s$ )

Low-power stereo bitstream ADC/DAC

UDA1309H

SYMBOL	PIN	DESCRIPTION
ADSDA	41	ADC serial data output
MODE1	42	ADC/DAC mode 1 select input
MODE2	43	ADC/DAC mode 2 select input
CLKEDGE	44	ADC/DAC input bit clock rising/falling edge




Fig.2 Pin configuration.

## Low-power stereo bitstream ADC/DAC

## UDA1309H

**FUNCTIONAL DESCRIPTION**

Figure 1 illustrates the various components of the UDA1309H.

The analog-to-digital converter is a bitstream type converter, both channels are sampled simultaneously. The digital-to-analog converter is a BCC (Bitstream Continuous Calibration) type converter. The digital filter for the ADC is a bit serial IIR filter that produces a fairly linear phase response up to 15 kHz. A high-pass filter is incorporated in the down-sampling path to remove DC offsets. An overload detection circuit is incorporated to facilitate automatic recording level adjustment.

The digital up-sample filter for the DAC is partly IIR, with virtual linear phase response up to 15 kHz, and partly FIR. A switchable digital de-emphasis circuit is also incorporated. Due to the BCC principle used, the DAC needs only single pole post-filtering (one external capacitor) to meet the out-of-band suppression requirement.

The ADC and DAC channels have separate power-down modes, to reduce power if one of them is not in use. An analog loop-through function enables analog-input analog-output mode without using the ADC and DAC converters or filters, thereby switching them off to reduce power consumption.

The digital interfaces accommodates, 16 and 18-bit, I<sup>2</sup>S-bus and LSB justified formats. The ADC digital output can be made 3-state by means of the ADENB signal, this enables the use of a digital bus.

The UDA1309H interface accommodates slave mode only, therefore, the system ICs must provide the system clock, bit clock and word clock signals. For the DAC, the UDA1309H accepts the data together with these clocks, for the ADC it delivers the data in response to these clocks. Within one stereo frame, the first sample always represents the left channel. When sending data the unused bit positions are set to zero, when receiving data these bit positions are don't cares.

To accommodate the various interface formats and system clock frequencies four control pins are provided, MODE0 to MODE2 for mode selection and CLKEDGE which selects the active edge of the BCK signal. Table 1 gives the interface mode selection, Fig.3 illustrates the ADC/DAC data formats and Fig.5 the operating modes.

The section of the UDA1309H is designed to accommodate two main modes:

1. The  $256f_s$  mode in which analog-to-digital and digital-to-analog can be used.
2. The  $192f_s$  or  $384f_s$  mode (digital-to-analog only).

**Table 1** Interface mode selection

DEVICE PIN			ADC/DAC FORMATS				
MODE 2	MODE 1	MODE 0	TYPE	BITS	BCK	SYS; $f_{sys}$	FIGURE
0	0	0	LSB justified	16	$32f_s$	$256f_s$	3(a)
0	0	1	LSB justified	16	$64f_s$	$256f_s$	3(b)
0	1	0	LSB justified	16	$48f_s$	$192f_s^{(1)}$	4(a)
0	1	1	LSB justified	18	$64f_s$	$256f_s$	3(c)
1	0	0	I <sup>2</sup> S-bus	16	$32f_s$	$256f_s$	3(d)
1	0	1	I <sup>2</sup> S-bus	16	$64f_s$	$256f_s$	3(e)
1	1	0	I <sup>2</sup> S-bus	16	$48f_s$	$384f_s^{(1)}$	4(b)
1	1	1	I <sup>2</sup> S-bus	18	$64f_s$	$256f_s$	3(f)

**Note**

1. Only digital-to-analog.

**Table 2** Clock edge mode

CLKEDGE	VALID EDGE OF BCK	
	ADC	DAC
0	falling	rising
1	rising	falling

Low-power stereo bitstream ADC/DAC

UDA1309H




Fig.3 DAC and ADC data formats (continued in Fig.4).



Low-power stereo bitstream ADC/DAC

UDA1309H




Fig.4 DAC and ADC data formats (continued from Fig.3).

There are different modes in which the UDA1309H can operate. These modes can be selected as shown in Table 3 and Fig.5. In mode a, the digital filters clock is switched off. Switching over to one of the ADC active modes (b, c or d) initiates a reset sequence of the digital filters. This mode should be activated immediately after power-on for at least 2 clock periods.

Table 3 Operating mode selection

MODE	DESCRIPTION	DEVICE PIN LOGIC		
		ANLPTR	ADPON	DAPON
a	not used	0	0	0
b	record and playback	0	1	1
c	record only	0	1	0
d	record and analog loop-through	1	1	0
e	analog loop-through	1	0	0
f	playback only	0	0	1
g and h	reserved	1	X <sup>(1)</sup>	1

Note

1. X = don't care.

# Low-power stereo bitstream ADC/DAC

UDA1309H




Fig.5 Schematic diagram of operating modes.

## Low-power stereo bitstream ADC/DAC

UDA1309H

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DDA(AD)}$	analog supply voltage (pin 8)		–	6.5	V
$V_{DDA(DA)}$	analog supply voltage (pin 25)		–	6.5	V
$V_{DDO}$	operational amplifiers supply voltage (pin 19)		–	6.5	V
$V_{DDD}$	digital supply voltage (pin 28)		–	6.5	V
$V_{DDD(F)}$	digital filters supply voltage (pin 34)		–	6.5	V
$\Delta V_{DD}$	maximum supply voltage difference		–	100	mV
$\Delta V_{SS}$	maximum ground supply voltage difference		–	100	mV
$V_I$	maximum input voltage		–0.5	$V_{DD} + 0.5$	V
$I_{IK}$	DC clamp input diode current	$V_I < -0.5$ V or $V_I > V_{DD} + 0.5$ V	–	$\pm 10$	mA
$I_{OK}$	DC output clamp diode current; (output type 2 mA)	$V_O < -0.5$ V or $V_O > V_{DD} + 0.5$ V	–	$\pm 10$	mA
$T_{stg}$	storage temperature		–65	+150	°C
$T_{amb}$	operating ambient temperature		–20	+75	°C
$V_{es}$	electrostatic handling	note 1	–1500	+1500	V
		note 2	–300	+300	V

**Notes**

- Human body model: C = 100 pF; R = 1.5 k $\Omega$ ; 3 zaps positive and 3 zaps negative.
- Machine model: C = 200 pF; L = 0.5  $\mu$ H; R = 10  $\Omega$ ; 3 zaps positive and 3 zaps negative.

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air	60	K/W

**QUALITY SPECIFICATION**

In accordance with "SNW-FQ-611E". The number of this quality specification can be found in the "Quality Reference Handbook". The handbook can be ordered using the code 9397 750 00192.

## Low-power stereo bitstream ADC/DAC

## UDA1309H

**CHARACTERISTICS**

$V_{DD} = V_{DDA} = V_{DDO} = V_{DDD(F)} = 5\text{ V}$ ;  $V_{SSD} = V_{SSA} = V_{SSO} = V_{SSD(F)} = 0\text{ V}$ ;  $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ ; full scale sine wave input; mode 1;  $f_i = 1\text{ kHz}$ ; 16-bit input data; conversion rate = 44.1 kHz; measurement bandwidth = 10 Hz to 20 kHz; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Supply</b>						
$V_{DDA(AD)}$	ADC analog supply voltage (pin 8)		4.5	5.0	5.5	V
$V_{DDA(DA)}$	DAC analog supply voltage (pin 25)		4.5	5.0	5.5	V
$V_{DDO}$	operational amplifiers supply voltage (pin 19)		4.5	5.0	5.5	V
$V_{DDD}$	ADC/DAC digital supply voltage (pin 28)		4.5	5.0	5.5	V
$V_{DDD(F)}$	digital filters supply voltage (pin 34)		4.5	5.0	5.5	V
$I_{DDA(AD)}$	ADC analog supply current (pin 8)		–	9	13.5	mA
		ADC power-down	–	0.8	1.2	mA
$I_{DDA(DA)}$	DAC analog supply current (pin 25)		–	4.5	6.8	mA
		DAC power-down	–	1.1	2.0	mA
$I_{DDO}$	operational amplifiers supply current (pin 19)		–	14	21	mA
		DAC power-down	–	5.5	8.3	mA
		ADC power-down	–	7.5	11.3	mA
		ADC/DAC power-down	–	0	–	mA
$I_{DDD}$	ADC/DAC digital supply current (pin 28)		–	0.2	0.5	mA
$I_{DDD(F)}$	digital filters supply current (pin 34)		–	24	36	mA
		DAC power-down	–	17	26	mA
		ADC power-down	–	8	12	mA
$I_{DDD(F)q}$	digital filters quiescent current		–	–	100	$\mu\text{A}$

## Low-power stereo bitstream ADC/DAC

## UDA1309H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Analog-to-digital converter</b>						
$V_{I(rms)}$	input voltage (RMS value)	note 1	0.9	1.0	1.1	V
$I_I$	input current (pins 13 and 14)		–	–	10	nA
$\Delta V_O$	unbalance between channels		–	–	tbf	dB
RES	resolution	16-bit format	–	16	–	bits
		18-bit format	–	18	–	bits
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB	–	–85	tbf	dB
		at –20 dB	–	–75	–	dB
		at –60 dB; A-weighted	–	–35	–30	dB
S/N	idle channel signal-to-noise ratio	$V_i = 0$ V; A-weighted	tbf	95	–	dB
$\alpha_{cs}$	channel separation		–	90	–	dB
PSRR	power supply rejection ratio	note 2	–	–30	–	dB
<b>Digital-to-analog converter</b>						
$V_{O(rms)}$	output voltage (RMS value)	note 3	0.9	1.0	1.1	V
$\Delta V_O$	unbalance between channels		–	0.1	–	dB
$R_L$	load resistance		5	–	–	k $\Omega$
$C_L$	load capacitance	note 4	–	–	200	pF
RES	resolution	16-bit format	–	16	–	bits
		18-bit format	–	18	–	bits
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB	–	–90	–82	dB
		at –20 dB	–	–75	–	dB
		at –60 dB; A-weighted	–	–38	–34	dB
		at –60 dB; A-weighted; note 5	–	–44	–	dB
S/N	idle channel signal-to-noise ratio	code 0000H; A-weighted	–	104	–	dB
$\alpha_{cs}$	channel separation		90	100	–	dB
PSRR	power supply rejection ratio	note 2	–	–30	–	dB
<b>Analog loop-through (mode e)</b>						
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	at 0 dB	–	–85	–	dB
S/N	idle channel signal-to-noise ratio	$V_i = 0$ V; A-weighted	–	95	–	dB
$G_{ltr}$	loop-through gain	note 1	–	–1.1	–	dB
$E_{os}$	DC offset error		–	1.0	–	mV

## Low-power stereo bitstream ADC/DAC

UDA1309H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Analog-to-digital decimation filter</b>						
$f_{s(o)}$	output sample frequency		28	44.1	54	kHz
$f_{s(i)}$	input sample frequency		–	$128f_s$	–	
$f_{sys}$	system clock frequency		$256f_s$	–	$256f_s$	
B	signal bandwidth	$f_{s(o)} = 44.1$ kHz	0.02	–	20	kHz
$A_{sup}$	aliasing suppression	$f_{s(o)} - B < f_i < 2f_{s(o)} - B$ ; note 6	60	–	–	dB
		$f_i > 2f_{s(o)} - B$ ; note 6	80	–	–	dB
$\alpha$	frequency response	$f_i = 20$ Hz to 20 kHz	–0.2	–	+0.2	dB
$OL_{det}$	overload detection level	note 7	–	0	–	dB
<b>Digital-to-analog interpolation filter</b>						
$f_{s(o)}$	output sample frequency		–	$64f_s$	–	
$f_{s(i)}$	input sample frequency		28	44.1	54	kHz
$f_{sys}$	system clock frequency		$256f_s$	–	$256f_s$	
B	signal bandwidth	$f_{s(i)} = 44.1$ kHz	0.02	–	20	kHz
$\alpha$	frequency response	$f_i = 20$ Hz to 20 kHz	–0.2	–	+0.2	dB
SUP	out-of-band suppression		40	50	–	dB
<b>Digital part; note 8</b>						
INPUTS (PINS 1 TO 4, 6, 29 TO 32, 35 TO 38, 40 AND 42 TO 44)						
$V_{IL}$	LOW level input voltage		–0.5	–	$0.3V_{DDD}$	V
$ I_{IL} $	LOW level input current	$V_I = V_{SSD}$	–	–	10	$\mu$ A
$ I_{IH} $	HIGH level input current	$V_I = V_{DDD}$	–	–	10	$\mu$ A
$C_{I(max)}$	maximum input capacitance		–	–	10	pF
INPUT (PINS 1 TO 4, 6, 29 TO 32, 35 TO 38, 40 AND 42 TO 44)						
$V_{IH}$	HIGH level input voltage		$0.7V_{DDD}$	–	$V_{DDD} + 0.5$	V
OUTPUTS (PINS 5 AND 41)						
$V_{OL}$	LOW level output voltage	$I_{OL} = 2$ mA	–	–	0.5	V
$V_{OH}$	HIGH level output voltage	$I_{OH} = -2$ mA	$V_{DDD} - 0.5$	–	–	V
$ I_{OZ} $	3-state leakage current	$V_O = V_{DDD}$ or $V_{SSD}$	–	–	10	$\mu$ A

## Low-power stereo bitstream ADC/DAC

UDA1309H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Timing</b>						
BIT CLOCK (BCK) RELATED SIGNALS (see Fig.6); CLKEDGE = 0						
$T_{cy}$	clock period		300	–	–	ns
$t_{HC}$	clock HIGH time		100	–	–	ns
$t_{LC}$	clock LOW time		100	–	–	ns
$t_r$	rise time		–	–	20	ns
$t_f$	fall time		–	–	20	ns
$t_{suWS}$	set-up time WS to rising edge of BCK		20	–	–	ns
$t_{hWS}$	hold time WS to rising edge of BCK		0	–	–	ns
$t_{suDA}$	set-up time SDA (DAC) to rising edge of BCK		20	–	–	ns
$t_{hDA}$	hold time SDA (DAC) to rising edge of BCK		0	–	–	ns
$t_{hAD}$	hold time SDA (ADC) to falling edge of BCK		0	–	–	ns
$t_{dAD}$	delay time SDA (ADC) to falling edge of BCK		–	–	80	ns
SYSTEM CLOCK (SYSCLK) RELATED SIGNALS (see Fig.7)						
$T_{cy}$	clock period		72	–	–	ns
$t_{HC}$	clock HIGH time		22	–	–	ns
$t_{LC}$	clock LOW time		22	–	–	ns
$t_r$	rise time		–	–	10	ns
$t_f$	fall time		–	–	10	ns

**Notes**

- $V_I$  for full scale digital output is a function of  $V_{DDA(AD)}$  [1.0 V (RMS) at  $V_{DDA(AD)} = 5.0$  V is equivalent to  $-1.0$  dB in the digital domain].
- $V_{ripple} = 1\%$  of the supply voltage and  $f_{ripple} = 100$  Hz.
- At full scale digital input; no de-emphasis;  $V_{O(rms)}$  is a function of  $V_{DDA(DA)}$ .
- For a load capacitance greater than 33 pF a series resistor of 200  $\Omega$  is recommended.
- 18 bits input data.
- The aliasing suppression frequency is mirrored around  $128f_s$ .
- $V_{DDA} = 5$  V; indicated digital level is with respect to  $-1.0$  dB (no overload).
- All digital voltages = 4.5 to 5.5 V; all ground supply voltages = 0 V;  $T_{amb} = -20$  to  $+75$  °C.

Low-power stereo bitstream ADC/DAC

UDA1309H





Fig.6 Serial timing of BCK related signals.



Low-power stereo bitstream ADC/DAC

UDA1309H




# Low-power stereo bitstream ADC/DAC

UDA1309H

## PACKAGE OUTLINE

**QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm**

**SOT307-2**



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>D</sub>	H <sub>E</sub>	L	L <sub>p</sub>	v	w	y	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	2.10	0.25 0.05	1.85 1.65	0.25	0.40 0.20	0.25 0.14	10.1 9.9	10.1 9.9	0.8	12.9 12.3	12.9 12.3	1.3	0.95 0.55	0.15	0.15	0.1	1.2 0.8	1.2 0.8	10° 0°

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT307-2						95-02-04 97-08-01

## Low-power stereo bitstream ADC/DAC

UDA1309H

### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### Reflow soldering

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our *"Quality Reference Handbook"* (order code 9398 510 63011).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

**If wave soldering cannot be avoided, the following conditions must be observed:**

- **A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.**
- **The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.**

**Even with these conditions, do not consider wave soldering the following packages:**

**QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).**

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

---

 Low-power stereo bitstream ADC/DAC
 

---

UDA1309H

**DEFINITIONS**

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Low-power stereo bitstream ADC/DAC

UDA1309H

---

**NOTES**

Low-power stereo bitstream ADC/DAC

UDA1309H

---

**NOTES**

Low-power stereo bitstream ADC/DAC

UDA1309H

---

**NOTES**

# Philips Semiconductors – a worldwide company

**Argentina:** see South America

**Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113,  
Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

**Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213,  
Tel. +43 1 60 101, Fax. +43 1 60 101 1210

**Belarus:** Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,  
220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

**Belgium:** see The Netherlands

**Brazil:** see South America

**Bulgaria:** Philips Bulgaria Ltd., Energoproject, 15th floor,  
51 James Bourchier Blvd., 1407 SOFIA,  
Tel. +359 2 689 211, Fax. +359 2 689 102

**Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS,  
Tel. +1 800 234 7381, Fax. +1 708 296 8556

**China/Hong Kong:** 501 Hong Kong Industrial Technology Centre,  
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,  
Tel. +852 2319 7888, Fax. +852 2319 7700

**Colombia:** see South America

**Czech Republic:** see Austria

**Denmark:** Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,  
Tel. +45 32 88 2636, Fax. +45 31 57 1949

**Finland:** Sinikalliontie 3, FIN-02630 ESPOO,  
Tel. +358 615 800, Fax. +358 615 80920

**France:** 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex,  
Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

**Germany:** Hammerbrookstraße 69, D-20097 HAMBURG,  
Tel. +49 40 23 52 60, Fax. +49 40 23 536 300

**Greece:** No. 15, 25th March Street, GR 17778 TAVROS,  
Tel. +30 1 4894 339/911, Fax. +30 1 4814 240

**Hungary:** see Austria

**India:** Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd.  
Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722

**Indonesia:** see Singapore

**Ireland:** Newstead, Clonskeagh, DUBLIN 14,  
Tel. +353 1 7640 000, Fax. +353 1 7640 200

**Israel:** RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180,  
Tel. +972 3 645 0444, Fax. +972 3 648 1007

**Italy:** PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,  
20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

**Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,  
Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

**Korea:** Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,  
Tel. +82 2 709 1412, Fax. +82 2 709 1415

**Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,  
Tel. +60 3 750 5214, Fax. +60 3 757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,  
Tel. +1 800 234 7381, Fax. +1 708 296 8556

**Middle East:** see Italy

**Netherlands:** Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,  
Tel. +31 40 27 83749, Fax. +31 40 27 88399

**New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,  
Tel. +64 9 849 4160, Fax. +64 9 849 7811

**Norway:** Box 1, Manglerud 0612, OSLO,  
Tel. +47 22 74 8000, Fax. +47 22 74 8341

**Philippines:** Philips Semiconductors Philippines Inc.,  
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,  
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

**Poland:** Ul. Lukiska 10, PL 04-123 WARSZAWA,  
Tel. +48 22 612 2831, Fax. +48 22 612 2327

**Portugal:** see Spain

**Romania:** see Italy

**Russia:** Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,  
Tel. +7 095 926 5361, Fax. +7 095 564 8323

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231,  
Tel. +65 350 2538, Fax. +65 251 6500

**Slovakia:** see Austria

**Slovenia:** see Italy

**South Africa:** S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,  
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,  
Tel. +27 11 470 5911, Fax. +27 11 470 5494

**South America:** Rua do Rocio 220, 5th floor, Suite 51,  
04552-903 São Paulo, SÃO PAULO - SP, Brazil,  
Tel. +55 11 821 2333, Fax. +55 11 829 1849

**Spain:** Balmes 22, 08007 BARCELONA,  
Tel. +34 3 301 6312, Fax. +34 3 301 4107

**Sweden:** Kottbygatan 7, Akalla, S-16485 STOCKHOLM,  
Tel. +46 8 632 2000, Fax. +46 8 632 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH,  
Tel. +41 1 488 2686, Fax. +41 1 481 7730

**Taiwan:** PHILIPS TAIWAN Ltd., 23-30F, 66,  
Chung Hsiao West Road, Sec. 1, P.O. Box 22978,  
TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444

**Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd.,  
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,  
Tel. +66 2 745 4090, Fax. +66 2 398 0793

**Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,  
Tel. +90 212 279 2770, Fax. +90 212 282 6707

**Ukraine:** PHILIPS UKRAINE, 2A Akademika Koroleva str., Office 165,  
252148 KIEV, Tel. +380 44 476 0297/1642, Fax. +380 44 476 6991

**United Kingdom:** Philips Semiconductors Ltd., 276 Bath Road, Hayes,  
MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

**United States:** 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,  
Tel. +1 800 234 7381, Fax. +1 708 296 8556

**Uruguay:** see South America

**Vietnam:** see Singapore

**Yugoslavia:** PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,  
Tel. +381 11 825 344, Fax. +381 11 635 777

**For all other countries apply to:** Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

**Internet:** <http://www.semiconductors.philips.com/ps/>

© Philips Electronics N.V. 1996

SCA50

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

517021/50/01/pp24

Date of release: 1996 Jul 18

Document order number: 9397 750 00977

*Let's make things better.*

**Philips**  
Semiconductors



**PHILIPS**